Unpack and interleave double-precision (64-bit) floating-point elements from the low half of each 128-bit lane in a and b.