The Open
D
Programming Language
Learn
Language
Library
Contribute
Blog
cudaDeviceProp.regsPerMultiprocessor
derelict
cuda
runtimeapi
cudaDeviceProp
< 32-bit registers available per multiprocessor
struct
cudaDeviceProp
int
regsPerMultiprocessor
;
Meta
Source
See Implementation
derelict
cuda
runtimeapi
cudaDeviceProp
variables
ECCEnabled
asyncEngineCount
canMapHostMemory
canUseHostPointerForRegisteredMem
clockRate
computeMode
computePreemptionSupported
concurrentKernels
concurrentManagedAccess
cooperativeLaunch
cooperativeMultiDeviceLaunch
deviceOverlap
directManagedMemAccessFromHost
globalL1CacheSupported
hostNativeAtomicSupported
integrated
isMultiGpuBoard
kernelExecTimeoutEnabled
l2CacheSize
localL1CacheSupported
luid
luidDeviceNodeMask
major
managedMemory
maxGridSize
maxSurface1D
maxSurface1DLayered
maxSurface2D
maxSurface2DLayered
maxSurface3D
maxSurfaceCubemap
maxSurfaceCubemapLayered
maxTexture1D
maxTexture1DLayered
maxTexture1DLinear
maxTexture1DMipmap
maxTexture2D
maxTexture2DGather
maxTexture2DLayered
maxTexture2DLinear
maxTexture2DMipmap
maxTexture3D
maxTexture3DAlt
maxTextureCubemap
maxTextureCubemapLayered
maxThreadsDim
maxThreadsPerBlock
maxThreadsPerMultiProcessor
memPitch
memoryBusWidth
memoryClockRate
minor
multiGpuBoardGroupID
multiProcessorCount
name
pageableMemoryAccess
pageableMemoryAccessUsesHostPageTables
pciBusID
pciDeviceID
pciDomainID
regsPerBlock
regsPerMultiprocessor
sharedMemPerBlock
sharedMemPerBlockOptin
sharedMemPerMultiprocessor
singleToDoublePrecisionPerfRatio
streamPrioritiesSupported
surfaceAlignment
tccDriver
textureAlignment
texturePitchAlignment
totalConstMem
totalGlobalMem
unifiedAddressing
uuid
warpSize
< 32-bit registers available per multiprocessor